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CHAPI'ER I
INTRODUCTION

In the pa.st decade, significant progress has been made in the
technology of digital electronic systems.

These are systems in which

iruorination is represented by numbers, usually in the form of groups
of binary digits.

These systems were develo1Jd for the purpose of

processing information.

Devices, which fit into this category, are

digital computers and digital control systems.

In order to utilize

these devices, information must be taken from n ature and presented. to
the digital device in a form it can understand.

Previously, man had to

act as an encoder to link the information into the digital machine.

Physical sensors chang�i a quantity (such as temperature or pressure)
into a decimal numb,

which was understandable to man.

on this inf'ormation.

This was a very slow and expensive process, where

Man coded

this information into digital form so that the machine could operate

the machine received the information long after the actual physical
occurrence.

To alleviate this problem, physical sensors have been made

which convert the physical information into an analog signal, such as

a voltage variation.

The magnitude of this analog signal gives the

value of the physical quantity as a function of time.

An encoder is

needed which converts the analog signal into a digital representation.

A device which preforms this function is called an analog-to-digital
(A/D) converter.

2

A.

Definition of Terms
The nature of a digital signal dictates that the conversion of

an analog signal to a corresponding digital number can only be an
approximation, for the analog signal can take on an infinite number of
values, whereas the digital number is limited to a finite number of dig
its.

The approximating process is called quantization and the number of

discrete digits used in a digital representation are called quantization
levels.

Figure 1-1 shows an ideal A/D conversion characteristic

as a dotted line and the quantization uncertainty which is the result
of practical conversion devices.

Quantization uncertainty is defined

as the fraction of the analog input quantity (Au_/A4) which may result
in the same output level. This and other factors lead to a total
converter error which is the maximum difference between the true input
value for a given output level and the actual maximum or minimum input
value that may proiuce the same output level. 1
Some of the more important terms that express the speed of the A/D
conversion process are maximum allowable input signal slewing rate,
conversion time, conversion rate, and aperture.

¥i.aximum allowable

slewing rate is the maximum change in input signal magnitude per
unit time before the conversion process will commit an error. 1
Generally, conversion time is the interval between the time an A/D
converter input reaches a final value and the time the output settles
to a within-tolerance representation of that value.

Conversion rate

is a measure of the frequency at which conversions can be made.

Aper

ture or aperture time is the uncertainty of the exact time the A/D

3
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4
converter input was at the value represented by a given output code.
B.

2

Types of A/D Converters
Many types of A/D converters have been made which operate on

several different principles.

The following is intended as a brief

introquction to some of the more popular techniques in A/D conversion.
Parallel A/D converters, also called simultaneous converters,
are some of the faster types of A/D converters.

The analog input

voltage appears at the input to a number of threshold detectors equal
to the number of quantization levels required.

The threshold detector

outputs drive the encoding logic, which looks for the highest reference
exceeded, as indicated by the threshold detectors.

The encoding logic

uses this information to code the appropriate digital number.
This technique has the disadvantage of requiring a larger and larger
amount of electronic equipment as the number of quantization levels
is increased. 3
Severai A/D converters incorporate a feed.back path containing a
parallel digital-to-analog (D/A) converter.
servo A/D converter.

One such converter is the

In this converter, when the analog input voltage

changes there is a difference between the feedback voltage and the
input voltage.

This difference voltage is called an error voltage

and it is used to increment the digital representation in a direction
to drive the error voltage to zero.

The four basic circuit functions

required in this type of a converter are summation, threshold function,
up-down counting, and D/A conversion. 4.
Another type, which uses the pa.r�llel feedback technique, is the

5
successive-approximation A/D converter. This type of converter is one
of the most popular types. In a successive-approximation A/D converter,
a feedback voltage is made to approximate the input voltage in a
sequence of successive steps.

In each step, the feedback voltage is

changed in accordance with the result of the previous comparison between
the input and feedback voltages. This type of operation repeatedly
d ivides the voltage range in half.
half scale.

Thus, the system first tries

Next, it tries : ither quarter scale or three-fourths

scale depending on whether the first approximation was too large
or too small, respectively.
in a 3-bit digital number.

Three such approximations would result
The circuits necessary to implement

this type of converter are summing and threshold circuits, a timing
generator, sequence control and storage circuits, a D/A converter, and
output logic gates. 4
Certain types of A/D converters have a counter as their main·
component.

In the counter ramp A/D converter, the conversion process

is started by a reset command resetting the counter.

Following this

command, clock pulses are counted by the counter and a D/A converter
is used to create an equivalent analog voltage. As the count increases,
the analog voltage from the D/A converter increases with time in a
staircase manner until the staircase ramp voltage is equal to, or
slightly greater than, the analog input signal.

At this point, the

comparator sends a signal stopping the counter.

The digital number in

the counter is then proportional to the analog input signal.?
An �pen loop counting type A/D converter is the analog-to-frequency
converter. The analog-to-frequency �onverter converts the analog signal

6
into a variable frequency pulse signal. This variable frequency pulse
signal is counted for a fixed time to give a digital representation
of the analog input.

2

Table 1-1 gives a comparison of the basic A/D conversion
techniques that have just been discussed..

The mode of operation of

the A/D converters will be either multiplexed or continuous.

In the

JIUl.tiplex mode, the converter is prog:raJIDled to accept a source input and
give its digital representation.

It then resets and is ready to

receive an input :Crom another.source.

In the continuous mode, the

converter continually follows changes in the analog input allowing
digital readout at an extremely rapid rate.

Some converters are

suitable for operation in either of the above modes.
In T�ble 1-1, the cost column uses low, medium, and high as
relative cost figures.
aedium to $2,000,

and

Low would correspond to approximately $1,000,
high to $3,000 or greater.

as aore quantization levels are added and as speed

Cost will increase
and

accuracy

a.re

increased.

c.

Purpose of Thesis
It is the purpose of this investigation to theoretically

and

experimentally study yet another method of analog-to-digital conversion.

The goals of low cost and flexibility of operation will be investigated.
Because A/D converters a.re integral parts of digital control, tele

metering, and simulation or measuring systems, system designers would

benefit greatly if a low cost and versatile A/D converter was available.

Method

Most Suitable
Operating
Mode
Multiplexed (M)
Continuous (c)

Conversion
Time
5 Bits
( 14sec)

Constant
Time
of
Aperture?

Aperture
Time
5 Bits
(p.sec)

Not Applicable

Relative
Cost

Yes

Medium
to
High

Simultaneous

M or C

Servo

C

1.5

1.5

Yes

Low
to
Medium

Successive
Approximation

M

7,5

7,5

Yes

Medium

Counter Ramp

M

16

1

No

Low
to
Medium

1

Yes

Low
to

Analog-to-Frequency

M

Table 1-1.

Average

16

Average

I

Medium

Comparison of A/D Conversion Techniques. 5
�

8

Digital techniques could be introduced in new areas, where they are not
used at present, if low cost analog-to-digital converters were available.

.

Two of these areas may be, receipt of information from remote land
.

weather stations and physiological data acquisition.

To complete the above purpose, Chapter II is devoted to developing

the principles used by the proposed. technique, Chapter III d escribes
possible circuits for implementing the proposed technique and a
theoretical evaluation of tte expected performance, and Chapter IV
contains a discussion of the actual circuits used and the results of
converting two typical analog signals.
conclusions obtained. from this study.

Chapter V contains the

CHAPrER II
DEVELOPMENT OF THE TECHNIQUE
The main purpose of the analog-to-digital converters discussed
in Chapter I is to quantize a given analog signal into the nearest
digital quantization level.

Some of the methods convert directly into

a digital representation by comparison of the input with a feedback
signal while others convert_the analog signal into an intermediate form,
such as pulse width or frequency.

These intermediate forms are operated

upon to yield a digital representation of the analog signal.
It appears that none of the current methods use frequency domain
techniques to arrive at analog-to-digital conversion.

Frequency

techniques are be.coming very popular because of the widespread knowl
edge of Fourier analysis and use of the spectrum analyzer.

In the

proposed technique, the analog signal is converted into a varying
frequency sinusoid and then an appropriate time domain operation causes
this signal to be quantized in the frequency domain.

This differs from

the analog-to-frequency technique discussed in Chapter I where the
analog signal is converted into a variable frequency pulse signal.
Since different operations in the time domain have varying effects in
the frequency domain, an optimal time domain operation is required to
produce a signal with a useable frequency spectrum.

Several time

waveforms and their corresponding frequency spectrums are considered
in the paragraphs that follow.

10

A.

Representative Frequency Spectra
A train of impulses in the time domain prcxiuces an optimum

frequency spectrum but is physically impossible to implement.

Figure
6 7
2-1 shows the time waveform and its corresponding harmonic content. •

A continuous recurrence of a triangular shaped pulse produces a series
2

of harmonics in a (sin 2 x)/x amplitude configuration as shown in
7
This has the disadvantage of difficult detection of the
Figure 2- 2.
sideband. harmonics due to the rapid decrease in amplitude.

The time

domain operation is possible but not as readily implemented. as a series
of rectangular pulses which produce a (sin x)/x d istribution of har
monics as seen from the development that follows.

S imilar developments

have been made by others, but this development is included here to
introduce necessary terminology and because it leads d irectly into a
6
8
relationship involving the number of quantization levels. • ?,
B.

Frequency Spectrum of Pulsed-RF Train
Figure 2-Ja shows a continuous train of pulses of a cosine wave

of constant angular frequency, W 0 •

In the remainder of this thesis,

this will be referred to as a pulsed-RF train.

later, the effects of

varying the angular frequency (W 0 ) will be evaluated, but for the
present derivation Wc will be assumed constant. In Chapter III, the
effects of this assumption will be evaluated. The pulse repetition
frequency (f 0) is related to the period (T) and the angular repetition
frequency (W 0 ) by equation 2-1.

'

f(t)

I

l

,.

I

I

I

IF(f )I
I

I

I

I
I

I

(b) Frequency Spectrum of Impulse Train

(a) Impulse Train

Figure 2-1 •. Time and Frequency Domain Representation of an Impulse Train

IF(f)I

f(t)
t
(a) Triangular Pulse Train

f

(b) Frequency Spectrum of a Triangular
Pulse Train

Figure 2-2. Time and Frequency Domain Representation of a Triangular Pulse Train

.........
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f(t)

t

-A
(a)

Pulsed-RF Train

jF(f)I

-f

(b)
Figure 2-J.

C

+f

C

Frequency Spectrum of Pulsed-RF Train

Time and Frequency Domain Representation of a Pulsed-RF
Train
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Vo
1 -f0 -211
T

•

(2-1)

•

(2-2)

In a similar manner,

or

Using the exponential Fourier series representation, the defini tion
the

Fourier coefficients _gives:

(2-3)
Substituting for f(t) as shown in Figure 2-3a, with f(t) • O, between
and + ..2:.<t/fr- and with T and T as defined in the
..2:..
- ..!.../t<2 �
2
2
.:::::=a 2
figure, equation 2-3 becomes:

J

+
Fn • 4')-

-2

t
cos WCt e- jnVo dt

•

(2-4)

Wt
Ma.king use of Euler's identity for e-jn O ,

(2-5)

243627
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By expanding,

Using standard integral tables, the second term becomes zero and the
first term can be expressed as
+..I...

2

•

( 2 -7)

Substituting the limits of integration,

Multiplying and dividing by
conf"iguration.

r

gives the result in the (sin x)/x

( 2-9)
F,quation 2-9 can be modified by substitution from Equations 2-1 and
2-2 to yield:
Fn

a

-zrA-r

•

(2-10)

15
Equation 2-10 gives the distribution and amplitude of the harmonics
which compose the original waveform shown on Figure 2-Ja.

2-Jb shows a representative harmonic distribution where 'Y

Figure
1

•

T=4

Since T is related to f 0 by F4_uation 2-1, changing T varies the spacing
between adjacent harmonics.

Changing, varies the intercept points

of the envelope, while changing the ratio, �, varies the number of

harmonics in the major and all other lobes.

This information is useful

in evaluating the qualifica�ions of a frequency spectrum which can be
used in this technique.

To have value in quantizing a signal, the

harmonics in the harmonic d istribution should be equally spaced.

The

condition of equal spacing is satisfied by the harmonics in the major

lobe.

These harmonics must be as numerous as the number of quantization

levels required and for ease of detection their amplitudes must be
above a certain minimum value.

C.

Quantization Level Prediction
By referring to Equation 2-10 and Figure 2-Jb, the number of

harmonics in the major lobe can be ascertained.
the harmonic distribution from +f

C

If the segment of

extending to the left to the first

cross over point is considered, only the first term in Equation 2-10

need be considered.
F
n

Equation 2-10 reduces to
A'Y
2T

o--

(2-11)

�r

16

f

and the center of' the distribution
siB O ]�
For 1TT(f'c-nfo) = o,
occurs when (f 0 -nf0 ) = O; thus, n = �•
The first cross over point
will occur when Fn = O. This occurs when -y(fc- f1tf 0 ) = 1 .
expres.sion can be solved for n1 to yield:
�

=

Tf -1
C

'Tf 0

•

This

(2-12)

The number of harmonics between the center and the crossover point
(h) will be
h = n-Ili

(2-13)

•

Upon substitution for n and n ,
1
(2-14)
Substitution for f 0 from ]Equation 2-1 yields:
h = _!_ •
J

(2-15)

Because of symmetry, the total number of harmonics in the major lobe
will be 2h-1.

The one is subtracted because the center harmonic was

counted twice in the 2h factor.

If the number of quantization levels (q)

is defined as the number of harmonics in the major lobe, then upon
substitution from F,q_uation 2-15 for h,
q=z_L-1
J

.

(2-16)

17
]).

Explanation of the Technique
In the above
derivation, it was assumed that f
.

C

was constant.

This would be the case only for a non-time varying signal.

In general

the analog input will be time varying and if a linear analog-to
frequency conversion is made, fC will be time varying.

Therefore, the

complete harmonic distribution will be moving up or down the frequency
scale depending on the value of fc• It now becomes apparent that if a
narrow bandpass filter were -placed at a certain frequency, fb, then

as fc varied, the discrete harmonic frequencies in the distribution
would move through the filter bandwidth centered at fb' and the filter
would have an output as each harmonic passes through its passband.

This output could then be detected and used as quantization information
in the analog-to-digital process.
The quantization technique just described gives only quantizing
information and does not give information as to whether fc is increasing
or decreasing. This information can be obtained directly from the
slope of the analog signal.

A slope detector would give the additional

infor11ation needed in the analog-to-digital process.
The slope and quantization information must be coupled in such
a way that they provide the necessary digital readout information for
later reconstruction of the analog signal.

A device, whi�� would

provide the necessary coupling, would have to digitally increment up
on the positive slope of the analog signal and digitally increment
down on the negative slope of the analog signal.

This assumes that

the analog-to-frequency conversion is linear with a positive slope.

A digital up-down counter would provide the coupling described above.
Binary readout information would be available from the counter.

Figure

2-4 shows a complete block diagram of the proposed analog-to-digital
conversion technique.

18
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Block Diagram of Proposed A/D Conversion Technique

CHAPI'ER III
DEFINING THE SYSTEM
In Chapter II the proposed technique of analog-to-digital
conversion was explained. Figure 2-4 shows a block diagru of the
system as proposed.

Possible circuits to perform the functions out�

lined on the block diagram will be considered next.
A.

Circuits
The analog-to-frequency conversion could be performed by circuits

similar to those used. in a frequency modulated system where the.analog

input would be the modulating signal.

• circuit, which appears to have

certain characteristics useful for this system, is a voltage controlled
oscillator, hereafter referred to as a

vco. VC0's ·have been built,

Which operate in the frequency range from a few hertz to hundreds
of megahertz, with a control ratio of maximum frequency to minimum
frequency as high_ as 20 to 1 for some units. Input control voltages
10, 11, 12, 13, 14
Certain types of VC0's
u.y be as high as 30 volts.
may even be producible in an integrated circuit �orm. 14 This
fiexibility of operation and the possibility of integrated circuit
production are reasons why a VC0 was chosen for the analog-to-frequency
conversion in this technique.
After the analog input has been converted to a variable frequency
sinusoid• this signal must be operated upon to form a pulsed-RF train.
Circuits which will perform this function are amplitude Modulators,

21
sampling gates, or chopper type configurations.

Certain of the above

types have the disadvantages of D-C offsets in the blanked portion of
the waveform, switching transients, or transformer coupling at the
input and output.

A circuit which does not have these disadvantages

is a chopper made from two diode transistor logic (DTL) NAND gates and
some e;>eternal components.

15 This circuit, when driven by a square

wave with the proper value of repetition rate (f 0 ) and pulse width

(T), will produce a waveform similar to that shown in Figure 2-:,a.
The filter used to detect the harmonics must be narrow in

bandwidth compared to f 0 , because f 0 determines the spacing between
adjacent harmonics.

The quantization process, to be exact, requires

a narrow bandpass filter such as a monolithic crystal filter, a crystal
filter, or a mechanical filter.

An LC filter would be too bulky and

its bandwidth would not be sufficiently narrow.

Figure 3-1 shows the

availability of the above types for different center frequencies (f )
b
and possible bandwidths defined as percent of fb. other parameters
of the system must be investigated before the final filter selection
can be made.
In the block diagram (Figure 2-4), the filter is followed by a
detector and trigger circuit.

The detector must detect the presence

of a filter output, then the trigger must send a command to the up-down
· counter's count terminal.

An envelope detector followed by a Schmitt

trigger appears to satisfy the above requirements.
To this point, circuits have been suggested which fill the
requirements of the quantizing portion of the proposed. analog-to-digital

22
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technique .

The slope information, as suggested previously , may be

obtained directly from the analog input by a slope detection circuit.
A direct method of obtaining this information would be to differentiate
the analog input and follow this by a voltage level d etector.

The

voltage level detector would be required to set a flip-flop which would
supply the up and down information to the up-down counter.

Figure 3-2

shows a complete block diagram of the analog-to-digital conversion
technique with suggested cir�uit types replacing the word discriptions
shown in the block diagram of Figure 2-4.
B.

Theoretical Performance Evaluation
In Chapter I some of the performance criteria used in judging

an analog-to-digital converter were discussed.

One of the more

important dynamic factors discussed was that of maximum allowable
input slewing rate.

Previously in this chapter, c ircuit forms to

perform the basic functions of this analog-to-digital t echnique were
suggested.

From this information, it is possible to evaluate the

slewing rate of this new technique.

In deriving an equation which

relates the input voltage to other parameters of the system, certain
assumptions as to the speed of operation of various component functions
must be made ,

The slowest functional component will constrain the

slewing rate to a maximum value.

From analysis of the circuits outlined

in Figure 3-2 , it appc·1rs that four functional blocks may impose an
upper limit on slewing rate.

The first is the VCO.

If the rate at

which the _ VCO can change frequency is the limiting factor , then the

Pulse
Generator
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Input

'

--

vco

� Differentiator

.- Chopper

I

Voltage
-- Level � Flip-Flop
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slewing rate of the system will correspond to the mcxlulation rate of the
VCO .

If this turns out to be incorrec t, the sec ond area of speed

reduction could be the response of the filter .
If the filtering process is assumed to be the limiting component,

then the relation between output and input of the V CO can be stated
as given in Equation J-1 for all possible input slewing rates.

f

v1

C

= KV

i

( 3-1 )

is the amplitude of the analog input signal and K is a conversion

factor which d epends on the specific VCO used.

As f c is caused to
vary due to the analog input, the harmonics of the chopped waveform
pass through the passband of the filter and are detected.

Since a

physically realizable filter cannot be made which can filter one

single frequency, a bandwidth of B hertz will be associated. with any

filter chosen.

If the filter is assumed to be the limiting component,

a relationship between the maximum slewing rate and the filter parameters

of bandwid th (B) and center frequency (f b ) should exist.
ship is d eveloped in the next section.

This relation

In order for the filter to produce a d etectable output, the

harmonic that is pass ing through the filter must remai n in the filter
bandwidt h for a m inimum time ( tB ) . If a criterion that at least m
cycies of signal in th e bandwidth of the filter be req uired for

posi tive filtering and d etection, then � will be the time relat ed to

m cycles

of f , since f is the average frequency of the signal as it
b
b
sweeps by the filter. Thus,
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( 3-2 )
f
, for a signal
The maximum change in frequency per unit time, (� c)
� t max
in the filter bandwidth can be related t o B and � as shown in Equation

3- J .
(3-3)
If the rate of change of frequency with time were higher than this,
the harmonic would pass through the filter bandwidth in less time than

t:a,

the minimum time required.

this condition cannot exist.

In order that proper quantization occur,
In passing from one level to the next,

fc must change by an amount equal to f 0 , because f 0 is the difference

in frequency between adjacent harmonics.

The minimum time between

levels (t1) is then

(�f c)

6.t max

which upon substitution from Equations

(3-4 )

3-3 and 3-2 becomes :
( J-5 )

The maximum number of levels per second ( Ls ) will be
( 3-6)
and upon subst itut ion from Equation 3-5
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Ls

(3-7 )

a

E',quation 3-1 may be modified by expression V i and fc in rate of change
forms as
6.fc = K /6. V 1)
\�t
�t
where

(3-8)

is the analog input slewing rate.

The maximum slewing

rate can be expressed as
max

(3-9)

which upon substitution from Equations 3-3 and 3 -2 becomes s
= Bfb
/�Vi )
Km
\6. t max

(3-1 0 )

If q quantization levels are required and the analog input has a
maximum range of V volt� then the VCO will be required. to have a
maximum frequency deviation (�fc ) of qf 0 •
qfo �fc
K = v- = V

K can be expressed as

(3-11 )

Equation 3-1 0 can then be written as
(3-12)
The same result can be obtained by multiplying the maximum number of
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levels per second ( Ls ) ' as obtained. in Equation 3-7 , by the number of
volts per level.

The number of volts per level will be the maximum

change in voltage (V) divided by the number of quantization levels ( q).

To insure that signals with different rates of change be quantized

properly, B must be smaller than f 0 •
as

This may be st ated quantitatively

( 3-1 3 )
where p is a fraction.
f or

Equation 3-1 2 may be altered by substitution

B from Equation 3-1 3 to yield :

V
{b:..V 1 )
= p fb
\b:..t max
mq

(3-1 4 )

F.quation 3�1 4 is valid under the assumption that a filter with center
f requency

f b can be made with bandwidth, B = pf 0 , and that the filter is

the speed limiting component in the system .

A third possible speed limiting component, which requires analysis,

1s the up-down counter.

Depend ing on the construction of the counter,

it will have a minimum time (t ) required between successive count
1
commands. This leads to a maximum counting rate of 1/t1 • Since a
count occurs for each quantization level, the maximum number of levels
per unit time will also be equal t o 1/t1•

maximum slewing rate is

A n expression for the

( 3 -1 5 )
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where V/q is the num ber of volts per level.

Equation 3-1 5 is vali d

under the assumption that all other components will function properly
up to and including the maximum slewing rate computed from
�uation 3-1 5 .

A fourth possible speed limiting factor is associated with an

assumption mad e in Chapter II.

At the beginning of the development

for finding the frequ ency spectrum of the pulsed -RF train, it was

assumed that the frequency of_ the VCO was constant.

The results of

that development showed that the frequency spectrum was

a

line spectrum

with a (sin x)/x magnitude envelope with the harm onics separated by a
d ifference in frequency of f0 •

The next question to be d eterm ined is:

at what input signal slew rate, which results in a frequency slewing

rate at the VCO output, does the frequency spectrum of the pulsed-RF

train become altered significantly and therefore cause improper oper

ation of the analog-to-digital converter?

In order to answer this

question, a d ifferent approach from that of Chapter II must be
considered .
functions.

Consider the pulsed-RF train as a prcxiuct of two time

This product in the time domain suggests a composite

frequency spectrum which is the convolution of two separate spectra. 7

The shape of the spectrum of the rectangular signal will not change as
fc changes, but the spectrum of the RF wave will change.

As f

· the spectrum of the RF wave will ch ange to th at of a frequency
modulated carrier .

C

varies,

It has been shown for a modulating signal, ; cos

W mt, and a carrier, A cos W 0 t, that the _ representation of the
com posite _ frequency modulated. signal can be expressed as given in
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f4.uation 3-1 6.
= A [J 0 (m f ) cos W 0 t + J 1 ( mf ) { cos {W 0+ Wm t ) -c os (W 0 -W m ) t }· +
J 2 (m f ) { cos (W 0 + 2Wm ) t + cos ( W 0 -2Wm ) t } + J 3 ( m f )
{cos (W 0 + )Wm ) t-cos ( W 0 -JWm ) t}

+ • • • + · • •]

,7

( 3-1 6 )

The J n (m f ) are Bessel functions of the first kind and m f is called the
modulation index.

mf is defined as,

( 3-1 ? )
where �W is the ch ange in angular frequency of the VCO.

..6.W may be

related to V and K or q and f 0 by referring to Equation 3-11.

Equation 3 -17 becomes :

Thus,

( 3-1 8 )
where Wm = 2nfm and VK = qf 0 = � f .

Figure 3-3 shows a plot of the

Bessel functions and the frequency spectrum of a frequency modulated
wave with fm = 5 KHz and m f = 1 . 0 . 7
In general, th e analog signal will be a varying frequency signal

and fm and mf will not be constant over any extended time period . The
undes irable sidebands associated wi th the frequency modulated carrier

cannot be eas3 ly pred icted for a random analog input.

Since these

sidebands will interfere with the analog - to-d igital process, an area

of operation must be chosen where their · amplitude 1 s such that they d o
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From Figure 3-3a, it appears that for mf < 0 . 8
the largest sideband amplitude will be at least half o f the fundamental ' s

not affect the process.
amplitude.

If the FM signal is pulse modulated to obtain the pulsed-RF
train, the resulting spectrum should be a convolution of the (sin x)/x
distr ibution with the FM carrier spectrum .
the r esult.

In practice, this is not

Due to the carrier shifting in frequency because of the

pulse modulation process (incidental FM) and the non-ideal shape of
1 ?, 1 8
the FM pulses, the frequency spectrum is not as predicted.
A recent article by Engleson and Breaker discusses spectrum

analysis of frequency modulation within the RF pulses.

They suggest

a new modulation index (I ) which can be used to predict the shape of

the :pulsed�RF train spectrum.

If .6.F is defined as the peak to peak

frequency modulation deviation during one cycle of the pulse train (T ) ,
then the peak to peak frequency modulation deviation (D), during the
pulse "on" time (7), may be stated in terms of .6.F • T, and 'Y as
D = .6.F "Y
T

(3-19 )

If R is defined as the frequency mcxlulating repetit ion rate, then I is
given by Equation 3-20 .
( 3-20 )

R is related to fm as

J3
1
R = fm

( 3 -21 )

The magnitude of I appears to give information on the amount of side
band harmonic amplitude increase in the (sin x ) /x distribution ,

For

I � 1 0 the spectrum is similar to the one shown in Figure 2-Jb; but,
for I>10 the sidebands become larger in amplitude and the amplitude
of the fundamental is reduced ; also , due to the FM sidebands, the
18
harmonics seem to c ome together,
In order that the proposed. technique function properly, a value
of I� l O appears to be desirable.

To relate maximum input slewing rate

to the maximum frequency of the input, the derivative of the expression
for the modulating signal must be taken.
( J-22)
This has a. maximum at t = O ; therefore, the maximum slewing rate
magnitude can be expressed as

( 3 -23 )
Using Equations 3-20 and 3-21, &J_ua.tion 3-23 can be rewritten as
( �Vi )

\�t

max

=

V-rrT I

F -y

( 3-24)

&!ua.tion 3 -24 is valid under the assumption that all other components
will operate up to and including this maximum rate and that the
converter will function properly for I� 1 0 ,

A conclusion as to which of the four possible speed limiting
factors; the filter response (&i_uation 3-14 ) , the c ounting speed of

the up-down c ounter (Equation 3-1 5) , the frequency modulation effect

on the frequency spectrum (Equation 3-24) , or the modulation rate of

the VCO cause an upper limit on input slewing rate will be deferred.
until the prototype has been discussed.

CHAPI'ER IV

EXPERIMENTAL RESULTS
I n th is chapter, the actual circuits used in constructing the

prototype for implementing the proposed analog-to-digi tal

technique will be discussed. .
A.

Prot otype

1.

vco

The first circuit type to be discussed is the

vco.

Certain

considerations must be made before the actual VCO can be chosen .

The

form and magnitude of the input signal and the number of quantization

levels required must be speci fi ed .

This, together with information

on available filter types, can be used to specify the total frequency

deviation required, inc luding the end point frequencies.

It was decided

that a bipolar signal of magnitude ±1 volt would be used as the analog

input.

This was to be d ivid ed into 5 quantization levels.

A filter

With a nominal center frequency of 455 KHz and a maximum 6db bandwidth

of 0 . 9 K Hz was used .

A total frequency deviation of at least 5

tim es th e maximum value of f was required by the V CO .
0

Using F,quation

3 - 1 3 , with ps1 /4o, a minimum value of f0 would be, f0 = 3 6 KHz .

tot al frequ ency deviation requi red is then , t0:..f = 1 80 KHz .
0

Using Equation 3 -1, K w ill equal 90 KHz/volt.

Then,

A B eckman 9 01 0 Func tion

Gen erator was ava i lable which had a manual or vol tage controlled
out put freq uency .

The

Figure 4-1 shows a plot of input voltage versus
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output frequenc y with the center frequency (f c ) set at 455 KHz . A
M C of 210 KHz with V = 2 volts gives a K fact or (Equat ion 3-11) of
105 KHz/volt.

The instruct i on manual for the VCO gives the following

relevant data :
Linearity : 0. 1% for f c vs . V i from 50 t o 100 KHz
Output V oltage : 0 to 30 volts , variable
Sine wave dis tortion : 1% from 50 to 1 00 KHz
2% from 100 KHz to 1 MHz
Input Impedance : 715 K ..n.
Output Impedance : _ 50 .n.
Modulation Rate : 100 KHz
Given t he above m odulation rate of 100 KHz . F,quation 3-23 gives a
maximum VCO slewing rate of 628, 318 volts/sec.
2.

Chopper

As mentioned in Chapter III, the chopper ch osen to produce the

pulsed-RF train was to be made from two DTL NAND gates.

Two W esting

house, type WM2J1G, NAND gates, three resistors, and two d iodes were
connected as s hown in Figure 4-2, along with the V CO and pulse

gene rator, to produce the pulsed-RF train.

Part of one NAND gat e is

used as a d river for the next gate which actually performs the c hopping
15
A Hewlett Packard, model 214A, pulse generat or as used
operation.

as the square wave sourc e t o s et up the requi red. values of T and T .

The square wave amplitud e was three volts .
pulse generator is at zero volts,

Q1

When the output of the

is off and Q2 and QJ are on .

and Q3 are manufactured in an identical manner s o that they have

mat ching .ch aract eri<-tics.

Q2

They are d riven from t he same sourc e. so the

To Buffer

vco

Analog
Input

1 K

WM 231 G

Q 2

volts

-f-6 voltso----41•.,____,
Pulse

Generator

1/2-WM 231 G

Figure 4-2.

VCO, Pulse Generator , and Chopper Interconnection Diagram
\..tJ
co
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base current to each is identical.

Theoretically, the offset of Q2

balances the offset of Q3 causing pin 1, at the collector of Q3, to be
at zero volts.

This results in a zero output signal.

generator is at plus three volts,
to turn off.

Q1

When the pulse

is on, which causes Q2 and Q3

With Q2 and Q3 off, the VCO output passes on through

the chopper to the buffer.

Figure 4-3 shows two representative pulsed-RF trains and the

resulting frequency spectra as observed on a Tektronics, type

545A

oscilloscope and a Singer, model SPA- 3/2.5a spectrum analyzer ,
respectively.

The VCO output was set at 4 volts peak-to -peak and T

and 'l' were as given in the figure.

The small offset in the blanked

portion is the result of a difference in offsets of Q2 and Q3.

For

this case, the input voltage to the VCO was at a constant zero volts.
Therefore, the frequency spectrum was not moving on the frequency
scale.

Each frequency spectrum agrees with the theoretical spectrum

predicted by F,quation 2-10.
3.

/

Filter Buffer, Filter, Filter Amplifier, and Detector

Figure 4-4 shows the circuit diagram of the buffer, filter, filter
amplifier , and envelope detector.
filter, type F45.5FA-08.

The filter is a Collins mechanical

The filter specifications are as follows:
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T • 28 sec, T • 9JJ. sec
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capacitor values in microfatr, s unless stated otherwise.
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- - - - 455 KHz nominal
- - - - - - - 0. 50 KHz mini.aum
o.60 KHz ninimUlll
0. 90 KHz maxillUlll
4.0
· KHz maximum
Bandwidth at 60db - - J. O db 1118.XimUJI
- - - - Ripple- - - - - - Source and Load Impedance - - - - - 100 K.n.
• 19
Resonating capacity ( Input and Output )- - - 130 pf.±5pf
Center Frequency
Bandwidth at )ib
Bandwidth at 6db-

The •itter follower buffer stage is inserted to present a high
illpedanee to the chopper and to provide current gain for the signal.
With a 20 Hz input signal t� the VCO, the filter will have a typical

output signal of approximately 40 millivolts in amplitude whenever the
input crosses a quantization level .

This is amplified to 2_. 2 volts by

the filter amplifier ; thus, the amplifier has a voltage gain of _ 55,
This 2. 2 volts, when added to the constant DC offset level of 1. 8
_volts, gives a total detector input of 4.0 volts.

Envelope detection

results when the base-emitter diode of the last transistor transfers
the amplifier output to the RC low-pass filter, which filters out the
455 KHz carrier frequency.

Figure 5-1 in Chapter 5, shows 1/2 cycle

of the analog input and the resulting detector output.

The length of

the filter response for each level is approximately 2. 2 milliseconds.
A similar response time was obtained for fm • 40 Hz and V • 2v,
f• • 40 Hz and V • 0. 5v, an� fm • 20 Hz and V • 0. 5v. Figure 4-5
shows the number of cycles

· detector output.

C1f

455 KHz filter input to obtain a given

To obtain an output greater than 2 volts, at least 16

cycles of signal are required.
input was 4 .0 volts.

The peak to peak magnitude of the filter

Figure 5-1 and the above results will be used in

Chapter V to make conclusions as to system speed, quantization
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uncertainty, and system lag time .
4o

Schmitt Trigger and Level Translator Following Detector

Following the detector is a Schmitt trigger which is set to
trigger at 3 volts and to return to its original state at 2 . 3 volts .
The S�hmitt trigger output voltage is translated by the level translator
to logic level voltages compatible with the up-down counter .

The

counter will index on the leading edge of the pulse from the level
translator .

I

Figure 4-6 shows the circuit diagram of the Schmitt

trigger and the level translator .

To obtain the indicated �rigger

voltage levels, R 1 , R2, and R 3 are equal to 3 .7.5Kn, 1 .41Ka, an� _ 5. 8Ko,
respectively. When the Schmitt trigger _reaches 3 volts, Q7 conducts
causing QB to turn off .
Q10 to conduct .

This in turn causes Q9 to turn off,- allowing

Thus, whenever a level is detected, the voltage at

the collector of Q10 goes from approximately -6 volts to O volts
causing the counter to index one count .

5 . Differentiator
The direction of the count, up or down, is determined by slope

information from the input analog signal .

Figure 4-7 shows the

circuit diagram of a differentiator which obtains slope information
from the analog input .

The CAJ001 is an RCA integrated circuit for

use as an intermediate-frequency or video amplifier at frequencies up
to 20 MHz. The CAJ001 has a differential input and output . 20 When
connected as shown, the amplifier is used as a single ended - input

Schmitt Trigger
+6 volts

From
Detector
· or o,-----,'
From
Differentiator

I

I
I
I
I
I
I
I

I,
5.6K

Level Translator
-6 volts

708

I
I
I

1.

Figure 4-6 . Schmitt Trigger and Level Translator Circuit Diagram
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and output d evice, with the output having a DC offset of 1 volt.
The 40K D feedback resistor and ,,,the 0 , 1 68 ff capac itor are used in
conjunction with the amplifier to produce a differentiating circuit.
The 60n resistor is us ed to limit the gain of the amplifier at high
frequencies ; thereby, reducing the susceptibility t o h igh frequency
noise.
6.

Schmitt Trigger and Level Translat or Following Differentiator

The output of the differentiator is connected to a · Schmitt trigger
R 1 , and R2, and R are
J
These values result in a nearly

circuit s imilar to the one shown on Figure 4-5.
5K n , 2K n , and 1 OK n , respectively.

identical trigger and dropout voltage of 1 volt.

When the analog signal

has a positive slope, the d ifferentiator output w ill increase to a
value over 1 volt, the actual value will depend on the rate of increase
of the analog signal.

In like manner, as the slope goes negative the

differentiator output will fall below 1 volt causing the Schmitt
trigger t o dropout.

The output of the Schmitt trigger is connected

to a level translator which is similar to the level translator dis
cussed previously.

Because of the load on the output of the level

translator, the output voltage changes from -J. 6 volts for a signal
with a negative slope to approximately zero volts for a signal with a

positive slope.
7.

Up-Down Counter

The load on the output of the level translator is a bistable
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multivibrator ; hereafter, referred to as a flip-flop.

Figure 4-7

shows a block diagram of how thi s flip-flop (F/F D ) c ouples the slope

i n formation int o an up-doim c ount er .

All the logic c ompo &ents used

for the circ uit shown on Figure 4-8 are part of a Digiac 301 0 c omputer
logic educational kit.

The type of up-down c ounter used is similar

to one shown in Comput er Logic by Flores. 21

T he v oltage levels for

the logic system are O to -0 . 3 volts for a logic al O and -3 volts to -6
volts for a logic al 1 ,

The output s of the flip-flops c hange state when

their input s c hange from a logic 1 to a logic O.

The monostable

multivibrators (MM'/ ) produce a 200 mic rosecond, 0 volt pul se, at the NP

terminal, when their input changes from a logic O to a logic 1.

The

c ounter shown has a capability of c o · , � ing to any number from O to 7

with the output of the counter taken from the 1 terminal of the flip

flops, giving the c ount in coded bin0 ry form .
used

The s ample analog signals

in testing the prototype were divided into 5 quantization levels.

The binary c od es and their respec tive voltage levels are given in
Table 4- 1.

The c hange in voltage magnitude between levels can be

c alc ulated from the values of T and K used in the experiment al s etup,

The values used were T = 23. 8 f s ec and K = 1 05 KHz/volt.

With a T of 23 , 8

f sec , f 0 will be 42. 0 KHz and the volta6e magnitude bet ween levels will
be K/f 0 or 0 . 40 volts.
a q

of

With ')"' equal to 7. 9 y.. sec , Equation 2-16 gives

5 . T his agrees with the measured values given in Table 4-1 .

The counter output is connect ed d irectly to a digital -to-an alog

converter.

The D/A c onverter is used to allow a continuous visual

readout of t he c ount in t he form of voltage l evels at its output .

Monostable Multivibrator
T-Trigger Input
NP-Not Pulse Output

NOR Gate

From
Schmitt
Trigger

From
Schmitt

Trigger

l

;R f
Y ol

Down
Up

I

Bistable Multivibrator
or Flip-Flop
S-Set In-put
R-Reset Input
X and Y-Steering Inputs
T-Trigger Inpµt
1 and a-Outputs
Figure 4-8.

D-A Converter
Output

Logic Diagram of U p-Down Counter

'°+="
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Table 4-1 gives the binary code and its equivalent voltage level.
Counter Output
B inary
Coo.e
0
0
0
0
1
1

0
0
1
1
0
0

0
1
0
1
0
1

+o. 80 to +1. 00
+o. 40 to +o . 79
o . oo to +o. 39
-0. 01 to - 0. 39
- 0 . 40 to -0. 79
-0. 80 to -1. 00

Table 4-1 .
B.

A/D Converter
Input V oltage Range
(Volts)

D/A Converter
Output Voltage Level
(V olts)

o . oo

-0 .45
-0 . 92

-1 . 40
-1 . 78
-2 . 20

A/D and D/A Conv erter V oltage Levels

Results of A/D Conversion of Two Sample Signals
Figure 4-9 shows the results of the analog-to-digital and d igital

to-analog conversions of two sample analog inputs.

Experimentation with

signals at higher frequencies resulted in a top limit on input frequency
of about 40 Hz.

A t this frequency, the outputs f rom the f ilter, for the

adjacent levels, were starting to overlap causing the quantization
information to be incorrect.

Using Equation 3-23, where V = 2 volts

and f m = 40 Hz, results in a maximum slewing rate for the prototype

of approximately 250 volts per second,
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(a )

20 Hz Sine Wave Input
2 Volts Peak to Peak

(b)

Quantization Pulses
at Trigger Input of F/F A

{c )

Slope Information at
Set Input of F/F D

{d )

Reconstruction of (a ) at
the Output of D-A
Converter

20 Hz Exponential Wave
(e ) Form , Input 2 Volts
Peak to Peak
Quantization Pulses at
(f ) Trigger
Input of F/F A
Slope Information at
( g) Set Input of F/F D
(b )

Reconstruction of {e ) at
the Output of D-A
Converter

<ill¢

Scale:

(d ) and

Figure 4-9.

· 10 msec

Results of Conversion of
Two Sample -Analog Inputs
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CHAPI'ER V

CONCLUSIONS
Figure 5-1 shows 1/2 cycle of a sample analog signal and the
resulting detector output .
instants .

Each t ime axis represents the same time

Because of a time lag through the filter , the detector

output, for any given level, is not c entered over the specified
quantization point.

It can_ be seen from Figure 5-1 , that the delay

time through the filter varies from approximately 100 to 300 f sec

depending upon the amplitude and shape of the detector output for
any given level .

The delays encountered. in the remaining parts of

the system are small compared to 100 f sec ; ther efore , the total

s
ystem delay time varies between 100 and 300 f sec.

This variable delay t ime causes the actual point of quantization

to vary around the ideal quantization point.
depends on the slope of the analog input.

The direction it varies

Referring to Figures 1-1

and 5-1, it is apparent that as the analog signal increases, the actual
quantization occurs in the shaded portion to the right of the ideal
characterist ic and as the analog signal decreases , the actual
quantization occurs on the left side of the ideal characteristic .

The

actual point of quantization will depend on the specific d elay tim e
for that level and the shape of the detector output , wh ich d epends on
the actu al slope ( magnitud e as well as direc tion ) of th e analog si gnal
in the region of quant izat ion .
Th e .length of the d e t ector output for any gi ven l evel is approx
imately 2. 2 msec as given in Chapter IY .

I t was als o stated that the

Predicted Quantization Point
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prototype model had a maximum slewing rat e of 250 v/sec, corres pond ing
to a s ine wave input to the VCO of 40 Hz .

This s low s lewing rate results

because of th e overlapping of the detector outputs for ad jacent levels .
For a sine wave input, overlapping occurs when the slope is maximum ,
which occurs near O volts .

This causes the counter to miss a level as

the d et ector outputs for the 3 central levels start to overlap.

Figure 5-1b shows the actual spacing for a 20 Hz s ine wave.
Thus , the res ults indlcate that it is not the VCO modulation rate

( 1 00 KHz ) that is the speed limiting factor nor is it the counting

speed of t he up-d own counter .

The broadening of the s pectral lines

due to the FM s idebands, that was mentioned in Chapter III in the

discussion of the effects of the modulation index ( I) , does not appear
to be the reason for a large response time per level; because, as

s tated in the results of Chapter IV, thi s response time and the

magnitude of t he res ponse did not change appreciably for d ifferent

m odulation frequenci es and input signal magnitudes.

This appears to

be reasonable because the modulation rate is small, causing the FM

sidebands t o be so close together that , compared to f 0 , the total
FM spectrum appears to be at a single frequency.

Further evidence that the filter is the s peed limiting compone nt

can be obtained by calculat i ng the value of m ( the number of cycles of
signal in the bandwidth of the filter) from E'4_uati on 3 -12.
for m , Equat i o n 3-1 2 gives, m = 15. 6 cycles , where ( ��i)

S olving

250
max =
= 42 KHz (T a 2) . 8 rsec ) .

v/sec, B = 0 . 9 KHz, f b � 455 KHz, q • 5 , and f 0
The results sh olf!l on Figure 4-5 sh ow that for 1 5. 6 cycles the detec tor
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output should be 1. 8 volts plus 1 . 7 volts or

3 . 5 volts. As seen from

Figure 5-1 , the actual responses varied from 3 . 6 to 4 . 5 volts showing
good agreement.

The difference in response magnitudes results from

the non-equal amplitudes of the harmonics and the difference in the

slope of the input signal for the various levels.

As mentioned. i n

relation to Equation 3-2 , the fact that the frequency is continually
changi ng causes the value of m, as calculated, to correspond to an

equivalent number of cycles ·i n the passband of the filter and not

cycles of conti nuous 455 KHz signal.

One of the goals of this investigati on was to provide a low cost

A/D converter.

If the total circuit was divided up and placed on five

integrated circuit (IC) chips, so as to obtain versatility, the circuit

could be divided as follows :

Estimated Cost
Circuit Function
vco•••••••••••• • • •••••••••••••• $15 , 00-
Pulse Generator & Chopper ••• • •••••••••••• $1 0. 00
Filter Amplifier and De ector ••• • •••••••••• $ 5 . 00
D ifferentiator, Detector, and Flip Flop • • •• • •••• $10 . 00
Up-Down Counter ••••••••••••••••••••• $ 10 . 00
Total IC Cost ••• $50 . 00
Added to the IC Cost would be the cost of the filter, whi ch would be

approximately $ 50 . 00, making the total estimated cost of parts, $100 . 00.
A selling price at three to five times this amount would still put the

price of this converter in the low cost category .

A second goal of this investigation was to provide a flexible A/D

conver ter.

As can be seen from Figure 4-3 and &i_uation 2-16 , changing

the num ber of quantizati on levels can be accompl shed by changing the
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ratio of T/'T'.

To increase the number of levels the up-down counter

would have to be enlarged..

The maximum number of levels that could

be obtained would be limited by the fact that as more levels are added
the amplitudes of the harmonics become smaller for a given magnitude
of VCO output.

The speed of operation of the prototype is low

by comparison to other methods but further engineering work on the
filter design should increase the speed of operation to a point where
the effect of the frequency modulation process becomes the speed limit
ing factor.
As the prototype now exists , it operates best in a continuous
mode.

To extend this technique to operation in the multiplex mode ,

two additional functions must be added.

One of the additions would be

a low-pass filter · at the input of the device and the other would
be a resetting circuit which would reset the counter to a given code
as it cau� d the input to go to zero.

The input filter would

function to exclude high frequency noise and it would also allow the
input to have a slewing rate that the system could handle without
making errors.

It would also allow starting the A/D converter

when the initial value of the analog signal is other than zero.

With

the input filt er included , the VCO input rise time would never be
greater than the rise time of the filter response .

The addition

of the reset function would allow the converter to be used in a
continuous or multiplex mode .

It and the filter are necessary to

start the A/D c onvers ion process without introducing errors.

Once

an error in count occurs , the system must be reset to correct for
the error.

In th is respect it differs from other systems that correct
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themselves after a certain number of counts following a slope overload.
A comparison of the working model , as studied, plus the above
additions can be made with the meth ods of A/D conversion given in
Table 1-1.

This method would operate best in a continuous mode but

could be operated in a multiplex mode.

Conversion time and aperture

would depend on the outcome of further engineering study on the
maxi.mum slewing rate obtainable with a filter that has a faster
response time.

The apertur� time would not be constant because of the

quantization uncert� inty mentioned previously.

The relative cost of

this method would be low.
Therefore, the purpose of this investigation and the goals
outlined in Chapter I have been met.

This technique would be useful

for slowly varying analog signals such as body or climatic temperature
changes.

This technique would adapt well to a remote sensing situation

where the inf0:mation was to be sent over a communication link ,
The qua! tization and slope information could be combined into two
different frequency signals.

One frequency would indicate an up count

and the second frequency would indicate a down count.

This information

could be easily dec oded at the receiver and fed into an up-down counter
to obtain the digital representation.

By transferring information

in this manne� elaborate coding and dec oding circuits would not be
required.

Also, a possible reduction in bandwidth could enable the

communication link to carry many such channels of information ,
In th e course of this investig �ion , the following questions
arose which require further s tudy :
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1.

What is the best type of filter to use in
detecting a varying frequency signal of
the type used in this thesis?

2.

Given a filter with the required response ,
what maximum slewing rate can be obtained.
before the frequency spectrum of the pulsed.
RF signal becomes unusable for this technique?

3,

What advantages over current methods does this
technique have when used in conjunction with a
communication link?
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